The power consumption of the transistor technology, to challenge the plan faces bottleneck
Datum:2011-08-19 14:46
level method can more effectively reduce the power consumption. Only the comprehensive consideration chip technology, give full play to the power of perception (power aware-which, in the role of the tools that code design considering low power consumption need to adjust the system architecture, the level, at the same time to significantly reduce the system level the power consumption of algorithm (such as in the remote rf head used in digital the predistortion application [DPD]), you can get the
2/8 Weiter Zurueck Home Letzte
Rückkehr
auffrischen
WAP Home
Web-Version
Login
06/27 14:25