The power consumption of the transistor technology, to challenge the plan faces bottleneck
Datum:2011-08-19 14:46
ss and low power consumption of DuoZhong transistor size of the use, can maximize reduce static power consumption. The best in spirit, memory and FPGA DSP SERDES use hard, with the same kind of this module competition DSP and other than the FPGA design maximize reduce the dynamic power consumption.
The transistor level solve problems only to reduce the power consumption of the power consumption and operation cost saving a starting point, and only a comprehensive range of fine improvement all r
7/8 Weiter Zurueck Home Letzte
Rückkehr
auffrischen
WAP Home
Web-Version
Login
06/27 16:00